← All IP · the catalog
Serial, Networking & Storage

CAN/CAN-FD Frame DMA Engine

Descriptor-ring DMA offload for CAN/CAN-FD RX/TX to system memory — pairs with can_fd, ASIL-B.

Request this IP →Browse the catalog
ASIL-B
target
97.91%
SPFM
100.00%
LFM
PASS
FMEDA
3.7K
gates
1.0.0
version
Interfaces at a glance

Block diagram

can_dma28 portsapb_slave8 signalsmemory portmem_* · 5 signalsrx_*5 signalstx_*5 signalsclkrst_ninterruptdma_irqsafety / statuserr_clear · err_valid
Place-and-route snapshot

Physical implementation

CAN/CAN-FD Frame DMA Engine routed place-and-route layout on the Nangate45 PDK
A real synthesis and place-and-route pass on this RTL, routed on the open Nangate45 / FreePDK45 PDK — evidence the block closes physically, not just in simulation. Target-PDK timing, area, and power sign-off figures are shared under NDA.
The deliverable

What you’re licensing

Descriptor-ring DMA offload for CAN/CAN-FD RX/TX to system memory — pairs with can_fd, ASIL-B. It is delivered as a licensable soft-IP block engineered as an ASIL-B Safety Element out of Context — not just RTL, but the complete functional-safety work package needed to carry it into an ISO 26262 program:

Synthesizable RTL
Portable, vendor-neutral SystemVerilog that drops onto your existing SoC fabric — no foundry or EDA-tool lock-in.
Per-IP FMEDA report
SPFM / LFM / PMHF computed against the ASIL target per ISO 26262-5 — the quantitative analysis your assessor asks for.
Safety manual
Assumptions of use, the safety mechanisms and their diagnostic coverage — written to drop straight into your safety case.
IP-XACT + integration docs
A machine-readable descriptor plus register and integration documentation for fast, low-risk bring-up.
Self-checking testbench
A self-checking testbench and a one-command build, so you can reproduce every claim on day one.

can_dma is a synthesizable DMA engine that autonomously moves CAN/CAN-FD frames between a controller’s framed RX/TX interface and system memory — writing received frames into a circular ring and reading transmit frames from an indexed array — with no per-frame CPU intervention.

Key Features

Standards & Compliance

ISO 11898-1 CAN 2.0B / CAN-FD frame format (payload carried, not re-validated); external ISO 11898-2/3 transceiver via the attached CAN core (e.g. can_fd); ISO 26262 ASIL-B SEooC (SPFM 97.91%, LFM 100.00%, PMHF 1.46×10⁻⁹/h)

Functional Safety

ASIL-B (SEooC) · SPFM 97.91% · LFM 100.00% · PASS

ISO 26262:2018 · FMEDA available · Safety Manual included

Register Map

OffsetRegisterDescription
0x00CTRL[0]=EN [1]=RX_EN [2]=TX_EN 0x04 RX_BASE 0x08 RX_SIZE(frames) 0x0C RX_HEAD(RO)
0x10TX_BASE0x14 TX_TRIG(write idx) 0x18 STATUS [0]=RX_IRQ(W1C)[1]=TX_DONE(W1C)[2]=BUSY 0x1C IER

Getting Started

// Minimal instantiation
can_dma #(
 .ADDR_W(6)
) u_can_dma (
 .clk (clk),
 .rst_n (rst_n),
 // APB4
 .p_paddr (paddr),
 .p_psel (psel),
 .p_penable (penable),
 .p_pwrite (pwrite),
 .p_pwdata (pwdata),
 .p_prdata (prdata),
 .p_pready (pready),
 // Safety
 .err_clear (1'b0),
 .err_valid (err_valid),
 .err_code (err_code)
);

Configure via the CTRL register after reset to enable the IP and set operating parameters. Monitor err_valid / err_code for any safety faults reported by the built-in safety monitor.

Applications

Where it fits

Typically deployed in in-vehicle networks, industrial gateways, and sensor/actuator links where a bus controller has to carry its own safety argument.

The case

Why license it, not build it

Skip 12–18 months
The FMEDA and the safety case are already generated. You integrate a finished safety element — you don’t stand up a safety-IP program to originate one.
One vendor, one safety story
Every block in the catalog shares the same safety architecture, fault-reaction model, and FMEDA methodology — so subsystems roll up cleanly.
Verified, not vapor
The RTL builds and passes today; the safety metrics come from analysis and fault injection against real RTL, not a datasheet promise.

Interested in CAN/CAN-FD Frame DMA Engine?

Pricing, the per-IP FMEDA, safety manual, and RTL data room are shared under a mutual NDA.

Talk to us →See related IP

Figures are pre-silicon engineering-grade estimates for a Safety Element out of Context (SEooC); final ASIL sign-off is the integrator’s, supported under NDA. FMEDA and Safety Manual available under NDA.

circuit-design.space · +1-971-357-1400 · anovickis@circuit-design.space