← All IP · the catalog
CHI Interconnect & Coherency

N-Port CHI Coherent Interconnect

Catalog MC-fabric · ASIL-B SEooC

Request this IP →Browse the catalog
ASIL-B
target
90.00%
SPFM
90.00%
LFM
PASS
FMEDA
1.2K
gates
2.33.0
version
The deliverable

What you’re licensing

Catalog MC-fabric · ASIL-B SEooC It is delivered as a licensable soft-IP block engineered as an ASIL-B Safety Element out of Context — not just RTL, but the complete functional-safety work package needed to carry it into an ISO 26262 program:

Synthesizable RTL
Portable, vendor-neutral SystemVerilog that drops onto your existing SoC fabric — no foundry or EDA-tool lock-in.
Per-IP FMEDA report
SPFM / LFM / PMHF computed against the ASIL target per ISO 26262-5 — the quantitative analysis your assessor asks for.
Safety manual
Assumptions of use, the safety mechanisms and their diagnostic coverage — written to drop straight into your safety case.
IP-XACT + integration docs
A machine-readable descriptor plus register and integration documentation for fast, low-risk bring-up.
Self-checking testbench
A self-checking (crypto: bit-exact) testbench and a one-command build, so you can reproduce every claim on day one.

Catalog #MC-fabric · ASIL-B SEooC

Parameterized N-port AMBA 5 CHI coherent interconnect: arbitrates N caching Request Nodes (RN-F) into one CHI Home Node (HN-F) and routes the Home Node’s snoops, completions, and read data back to the correct requester by target id.

Key Features

Standards & Compliance

Arm AMBA 5 CHI (Issue E-class); ISO 26262 ASIL-B SEooC (SPFM 90.00%, LFM 90.00%, PMHF 2.72×10⁻⁹/h)

Functional Safety

ASIL-B (SEooC) · SPFM 90.00% · LFM 90.00% · PASS

ISO 26262:2018 · FMEDA available · Safety Manual included

Register Map

See datasheet for full register reference.

Getting Started

// Minimal instantiation
chi_fabric_icn #(
  .ADDR_W(6)
) u_chi_fabric_icn (
  .clk       (clk),
  .rst_n     (rst_n),
  // APB4
  .p_paddr   (paddr),
  .p_psel    (psel),
  .p_penable (penable),
  .p_pwrite  (pwrite),
  .p_pwdata  (pwdata),
  .p_prdata  (prdata),
  .p_pready  (pready),
  // Safety
  .err_clear (1'b0),
  .err_valid (err_valid),
  .err_code  (err_code)
);

Configure via the CTRL register after reset to enable the IP and set operating parameters. Monitor err_valid / err_code for any safety faults reported by the built-in safety monitor.

Applications

Where it fits

Typically deployed in multi-core compute clusters that need cache coherency with a defensible ordering proof.

The case

Why license it, not build it

Skip 12–18 months
The FMEDA and the safety case are already generated. You integrate a finished safety element — you don’t stand up a safety-IP program to originate one.
One vendor, one safety story
Every block in the catalog shares the same safety architecture, fault-reaction model, and FMEDA methodology — so subsystems roll up cleanly.
Verified, not vapor
The RTL builds and passes today; the safety metrics come from analysis and fault injection against real RTL, not a datasheet promise.

Interested in N-Port CHI Coherent Interconnect?

Pricing, the per-IP FMEDA, safety manual, and RTL data room are shared under a mutual NDA.

Talk to us →See related IP

Figures are pre-silicon engineering-grade estimates for a Safety Element out of Context (SEooC); final ASIL sign-off is the integrator’s, supported under NDA. FMEDA and Safety Manual available under NDA.

circuit-design.space · +1-971-357-1400 · sales@circuit-design.space