Avionics, Space & Mil-Std Networking

SpaceFibre Link Controller

A configurable SpaceFibre (ECSS-E-ST-50-11C) digital link-layer controller delivered as synthesizable SystemVerilog soft-IP,

Request this IP →Browse the catalog

ASIL-B

target

91.40%

SPFM

90.36%

LFM

PASS

FMEDA

3.2K

gates

1.0.0

version

The deliverable

What you’re licensing

A configurable SpaceFibre (ECSS-E-ST-50-11C) digital link-layer controller delivered as synthesizable SystemVerilog soft-IP, It is delivered as a licensable soft-IP block engineered as an ASIL-B Safety Element out of Context — not just RTL, but the complete functional-safety work package needed to carry it into an ISO 26262 program:

Synthesizable RTL

Portable, vendor-neutral SystemVerilog that drops onto your existing SoC fabric — no foundry or EDA-tool lock-in.

Per-IP FMEDA report

SPFM / LFM / PMHF computed against the ASIL target per ISO 26262-5 — the quantitative analysis your assessor asks for.

Safety manual

Assumptions of use, the safety mechanisms and their diagnostic coverage — written to drop straight into your safety case.

IP-XACT + integration docs

A machine-readable descriptor plus register and integration documentation for fast, low-risk bring-up.

Self-checking testbench

A self-checking (crypto: bit-exact) testbench and a one-command build, so you can reproduce every claim on day one.

What it is

A configurable SpaceFibre (ECSS-E-ST-50-11C) digital link-layer controller delivered as synthesizable SystemVerilog soft-IP, with an APB4-lite register interface and a rad-tolerant / ASIL-B safety overlay (fault latch, config parity, link/retry-FSM DMR shadow, watchdog).

Key Features

SpaceFibre link layer: virtual channels, QoS, FDIR
APB4-lite register interface
Rad-tolerant safety overlay (config parity, fault latch)
Diverse-DMR FSM lockstep (err_code 9)
ASIL-B FMEDA — SPFM 91.40% PASS

Standards & Compliance

ECSS-E-ST-50-11C (SpaceFibre); ECSS-Q-ST-60-02C device dev + ECSS-Q-ST-60-13 radiation; ISO 26262 FMEDA as transferable evidence

Functional Safety

ASIL-B (SEooC) · SPFM 91.40% · LFM 90.36% · PASS

ISO 26262-5 FMEDA method (transferable evidence for the ECSS-Q-ST-60 / radiation case) · FMEDA available · Safety Manual included

Register Map

Offset	Register	Description
`0x00`	CTRL	[0]EN [1]RETRY_EN [2]LINK_START
`0x04`	STATUS	[2:0]link_state [3]link_up [4]tx_busy [5]rx_busy [9:8]rx_vc [10]retry_pend [11]credit_stall
`0x08`	VC0_QOS	[2:0]PRIO [10:4]BW_RESERVED [18:12]CREDIT_LIMIT
`0x0C`	VC1_QOS	[2:0]PRIO [10:4]BW_RESERVED [18:12]CREDIT_LIMIT
`0x10`	TIMEOUT	[15:0]TO_LIMIT (link-establish / credit-stall watchdog reload)

…7 more registers — see datasheet for the full table.

Getting Started

// Minimal instantiation
spacefibre #(
  .ADDR_W(6)
) u_spacefibre (
  .clk       (clk),
  .rst_n     (rst_n),
  // APB4
  .p_paddr   (paddr),
  .p_psel    (psel),
  .p_penable (penable),
  .p_pwrite  (pwrite),
  .p_pwdata  (pwdata),
  .p_prdata  (prdata),
  .p_pready  (pready),
  // Safety
  .err_clear (1'b0),
  .err_valid (err_valid),
  .err_code  (err_code)
);

Configure via the CTRL register after reset to enable the IP and set operating parameters. Monitor err_valid / err_code for any safety faults reported by the built-in safety monitor.

Applications

Where it fits

Typically deployed in avionics, defense, and space systems built to the ARINC, MIL-STD, and CCSDS standards.

The case

Why license it, not build it

Skip 12–18 months

The FMEDA and the safety case are already generated. You integrate a finished safety element — you don’t stand up a safety-IP program to originate one.

One vendor, one safety story

Every block in the catalog shares the same safety architecture, fault-reaction model, and FMEDA methodology — so subsystems roll up cleanly.

Verified, not vapor

The RTL builds and passes today; the safety metrics come from analysis and fault injection against real RTL, not a datasheet promise.

Interested in SpaceFibre Link Controller?

Pricing, the per-IP FMEDA, safety manual, and RTL data room are shared under a mutual NDA.

Talk to us →See related IP

Figures are pre-silicon engineering-grade estimates for a Safety Element out of Context (SEooC); final ASIL sign-off is the integrator’s, supported under NDA. FMEDA and Safety Manual available under NDA.

circuit-design.space · +1-971-357-1400 · sales@circuit-design.space