Drone, Robotics & UAV Safety

Teleop Link Guard

teleoplinkguard is the operator/decoder-side freshness watchdog for a teleoperated video link,

Request this IP →Browse the catalog

ASIL-B

target

100.00%

SPFM

91.35%

LFM

PASS

FMEDA

950

gates

1.0.0

version

The deliverable

What you’re licensing

teleoplinkguard is the operator/decoder-side freshness watchdog for a teleoperated video link, It is delivered as a licensable soft-IP block engineered as an ASIL-B Safety Element out of Context — not just RTL, but the complete functional-safety work package needed to carry it into an ISO 26262 program:

Synthesizable RTL

Portable, vendor-neutral SystemVerilog that drops onto your existing SoC fabric — no foundry or EDA-tool lock-in.

Per-IP FMEDA report

SPFM / LFM / PMHF computed against the ASIL target per ISO 26262-5 — the quantitative analysis your assessor asks for.

Safety manual

Assumptions of use, the safety mechanisms and their diagnostic coverage — written to drop straight into your safety case.

IP-XACT + integration docs

A machine-readable descriptor plus register and integration documentation for fast, low-risk bring-up.

Self-checking testbench

A self-checking (crypto: bit-exact) testbench and a one-command build, so you can reproduce every claim on day one.

What it is

teleop_link_guard is the operator/decoder-side freshness watchdog for a teleoperated video link, delivered as synthesizable SystemVerilog soft-IP with an APB4-lite control interface and built-in ISO 26262 (ASIL-B) safety instrumentation.

Key Features

Glass-to-glass latency / staleness watchdog (L1)
No-frame link timeout, diverse from latency (L2)
Frame sequence gap / drop / reorder (L3) + decoded-side freeze (L4)
Sticky safe_state_o actuation -> minimal-risk maneuver
DMR-protected detection datapath + config parity (measured SPFM 100%)

Standards & Compliance

ISO 26262 (ASIL-B), 802.1AS time-sync (via gmac/avtp)

Functional Safety

ASIL-B (SEooC) · SPFM 100.00% · LFM 91.35% · PASS

ISO 26262:2018 · FMEDA available · Safety Manual included

Register Map

Offset	Register	Description
`0x00`	CTRL	RW [0]=EN, [1]=SEQ_CHK, [2]=FRZ_CHK, [3]=LAT_CHK
`0x04`	LAT_BUDGET	RW [31:0] max glass-to-glass latency / staleness age (time-base units; 0=off)
`0x08`	FRAME_TO	RW [31:0] max cycles between decoded frames (no-frame watchdog; 0=off)
`0x0C`	FRZ_N	RW [7:0] freeze threshold (consecutive identical frame hashes)
`0x10`	STATUS	RO [0]=STALE, [1]=NOFRAME, [2]=SEQGAP, [3]=FREEZE, [4]=SAFE_STATE, [5]=ERR_VALID, [9:6]=ERR_CODE

…3 more registers — see datasheet for the full table.

Getting Started

// Minimal instantiation
teleop_link_guard #(
  .ADDR_W(6)
) u_teleop_link_guard (
  .clk       (clk),
  .rst_n     (rst_n),
  // APB4
  .p_paddr   (paddr),
  .p_psel    (psel),
  .p_penable (penable),
  .p_pwrite  (pwrite),
  .p_pwdata  (pwdata),
  .p_prdata  (prdata),
  .p_pready  (pready),
  // Safety
  .err_clear (1'b0),
  .err_valid (err_valid),
  .err_code  (err_code)
);

Configure via the CTRL register after reset to enable the IP and set operating parameters. Monitor err_valid / err_code for any safety faults reported by the built-in safety monitor.

Applications

Where it fits

Typically deployed in UAV flight controllers and robotics platforms operating under a functional-safety mandate.

The case

Why license it, not build it

Skip 12–18 months

The FMEDA and the safety case are already generated. You integrate a finished safety element — you don’t stand up a safety-IP program to originate one.

One vendor, one safety story

Every block in the catalog shares the same safety architecture, fault-reaction model, and FMEDA methodology — so subsystems roll up cleanly.

Verified, not vapor

The RTL builds and passes today; the safety metrics come from analysis and fault injection against real RTL, not a datasheet promise.

Interested in Teleop Link Guard?

Pricing, the per-IP FMEDA, safety manual, and RTL data room are shared under a mutual NDA.

Talk to us →See related IP

Figures are pre-silicon engineering-grade estimates for a Safety Element out of Context (SEooC); final ASIL sign-off is the integrator’s, supported under NDA. FMEDA and Safety Manual available under NDA.

circuit-design.space · +1-971-357-1400 · sales@circuit-design.space