Motor, Power & Sensor Control

BLDC Motor Commutation Controller

bldc is a synthesizable Hall-sensored brushless-DC motor controller: it reads three 120° Hall sensors,

Request this IP →Browse the catalog

ASIL-B

target

90.75%

SPFM

89.07%

LFM

PASS

FMEDA

1.9K

gates

1.0.0

version

The deliverable

What you’re licensing

bldc is a synthesizable Hall-sensored brushless-DC motor controller: it reads three 120° Hall sensors, It is delivered as a licensable soft-IP block engineered as an ASIL-B Safety Element out of Context — not just RTL, but the complete functional-safety work package needed to carry it into an ISO 26262 program:

Synthesizable RTL

Portable, vendor-neutral SystemVerilog that drops onto your existing SoC fabric — no foundry or EDA-tool lock-in.

Per-IP FMEDA report

SPFM / LFM / PMHF computed against the ASIL target per ISO 26262-5 — the quantitative analysis your assessor asks for.

Safety manual

Assumptions of use, the safety mechanisms and their diagnostic coverage — written to drop straight into your safety case.

IP-XACT + integration docs

A machine-readable descriptor plus register and integration documentation for fast, low-risk bring-up.

Self-checking testbench

A self-checking (crypto: bit-exact) testbench and a one-command build, so you can reproduce every claim on day one.

bldc is a synthesizable Hall-sensored brushless-DC motor controller: it reads three 120° Hall sensors, looks up the 6-step trapezoidal commutation sector, and drives a 3-phase complementary gate set (high/low per phase) with programmable dead-time and PWM duty.

Key Features

6-step trapezoidal commutation from hall-sensor signals
Configurable PWM duty (0–100%), dynamic braking
Hall-pulse speed estimation + direction detection
Hardware fault input — immediate coil de-energise
Carrier-counter independent DMR lockstep (err_code 9)
Config-register parity (err_code 1)

Standards & Compliance

IEC 61800-5-2 (electrical motor drives)

Functional Safety

ASIL-B (SEooC) · SPFM 90.75% · LFM 89.07% · PASS

ISO 26262:2018 · FMEDA available · Safety Manual included

Register Map

Offset	Register	Description
`0x00`	CTRL	[0]=EN [1]=DIR(0=fwd,1=rev) [2]=BRAKE 0x04 DUTY 0x08 PERIOD 0x0C DEADTIME
`0x10`	STATUS	[2:0]=hall [3]=hall_fault [4]=running (RO) 0x14 COMMCNT(RO) 0x18 IER

Getting Started

// Minimal instantiation
bldc #(
  .ADDR_W(6)
) u_bldc (
  .clk       (clk),
  .rst_n     (rst_n),
  // APB4
  .p_paddr   (paddr),
  .p_psel    (psel),
  .p_penable (penable),
  .p_pwrite  (pwrite),
  .p_pwdata  (pwdata),
  .p_prdata  (prdata),
  .p_pready  (pready),
  // Safety
  .err_clear (1'b0),
  .err_valid (err_valid),
  .err_code  (err_code)
);

Configure via the CTRL register after reset to enable the IP and set operating parameters. Monitor err_valid / err_code for any safety faults reported by the built-in safety monitor.

Applications

Where it fits

Typically deployed in motor drives, power conversion, and sensor front-ends in automotive and industrial systems.

The case

Why license it, not build it

Skip 12–18 months

The FMEDA and the safety case are already generated. You integrate a finished safety element — you don’t stand up a safety-IP program to originate one.

One vendor, one safety story

Every block in the catalog shares the same safety architecture, fault-reaction model, and FMEDA methodology — so subsystems roll up cleanly.

Verified, not vapor

The RTL builds and passes today; the safety metrics come from analysis and fault injection against real RTL, not a datasheet promise.

Interested in BLDC Motor Commutation Controller?

Pricing, the per-IP FMEDA, safety manual, and RTL data room are shared under a mutual NDA.

Talk to us →See related IP

Figures are pre-silicon engineering-grade estimates for a Safety Element out of Context (SEooC); final ASIL sign-off is the integrator’s, supported under NDA. FMEDA and Safety Manual available under NDA.

circuit-design.space · +1-971-357-1400 · sales@circuit-design.space