Free tool

Buck Converter Design Calculator

Enter the operating point. The calculator returns the inductor, the output capacitance needed for ripple and for a load step, and the input capacitor RMS current — without steering you toward anybody's part number.

Inductor
Output capacitance
Duty cycle
Inductor peak current
Inductor RMS current
Output cap needed for ripple alone
Output cap needed for the load step
Input capacitor RMS current
Ripple contributed by ESR alone

Runs entirely in your browser. Nothing is uploaded, stored, or sent anywhere.

Why a vendor-neutral one

Every silicon vendor publishes a buck calculator, and every one of them ends at a part number in their own catalogue. That is a reasonable thing for them to do and an unhelpful place to start from if you are still deciding what the converter needs to be. The arithmetic below is the same arithmetic in all of them, with nothing steering the answer.

The equations

D = Vout / Vin  ·  ΔIL = ratio × Iout
L = Vout(1 − D) / (fsw · ΔIL)
Ipk = Iout + ΔIL/2  ·  Irms = √(Iout² + ΔIL²/12)
Cripple = ΔIL / (8 fsw (ΔV − ΔIL·ESR))
Cstep = ΔIstep² · L / (2 · Vdroop · (Vin − Vout))
ICin,rms = Iout √(D(1 − D))

The three things this tool is really for

What this does not do

This sizes power-stage components. It is not a converter design. The control loop, the thermal design and the layout are where buck converters actually fail.

Where this fits

Board-level analog and digital design is our primary service line — power supplies, analog front-ends, clocking and the layout that decides whether any of it works. If a rail is misbehaving on hardware that already exists, that is a board design review or a failure-analysis engagement; if it is still on paper, the cheapest intervention is a design review before layout.

More free tools

Each of these runs entirely in your browser. Nothing is uploaded, stored or sent anywhere, and none of them needs an email address.

PDN target impedance →
Ripple and transient current to a target impedance, decap count and bulk capacitance.
Decoupling impedance plot →
Plots the anti-resonance peaks between capacitor self-resonances that flat models hide.
Interposer thermal (2.5D) →
Flip-chip on interposer: both heat paths resolved, every layer ranked, hot spot.
Radiated emissions →
Cable common-mode and loop radiation against CISPR and FCC limits, swept.

See all 49 engineering tools →

Stay in touch

New tools and notes, once a month at most

We add tools here fairly often and write up the things worth writing up — a stackup that behaved oddly, a standard that turned out to be obsolete, a calculator that was quietly wrong. Join and you get told when something new lands.

One email a month at the very most, and usually less. No drip sequence, no sales cadence, no sharing your address with anyone. Unsubscribe whenever you like.

Join the list →

Talk to us about a review →