Available now — real, tested verification collateral, not a roadmap placeholder.
Verification IP is not safety-rated. These are testbench components — no ASIL target, no FMEDA, no IP-XACT, no safety-mechanism interface. They exist to help you verify a design, not to carry a safety argument. The safety soft-IP catalog is over here.
Shares the exact same MAC-level interop deliverable as vip-automotive-eth and vip-eth-10m. 100BASE-T1 is full-duplex point-to-point at the MAC level (the PLCA gate is bypassed entirely, per eth_t1_mac‘s own RTL), so the MAC frame/FCS correctness this deliverable proves is honestly the complete picture of the DUT’s role at this speed — there is no separate arbitration layer to additionally verify, unlike the 10M entry. PHY-level 100BASE-T1 PAM3 line coding and link training are below the verified interface and not covered.
eth_t1‘s independent frame BFM + checker + interop TB with vip-automotive-eth and vip-eth-10m — one MAC-level deliverable, PHY-speed-independent by designIEEE 802.3bw (100BASE-T1)
Built to lean against these catalog IPs during integration:
Deliverables, the file manifest, and licensing terms are shared under a mutual NDA.
Verification IP is testbench collateral and is deliberately not safety-rated: no ASIL target, no FMEDA, and no IP-XACT descriptor. It carries no functional-safety claim.
circuit-design.space · +1-971-357-1400 · sales@circuit-design.space