Verification IP is not safety-rated. These are testbench components — no ASIL target, no FMEDA, no IP-XACT, no safety-mechanism interface. They exist to help you verify a design, not to carry a safety argument. The safety soft-IP catalog is over here.
A testbench built from the same assumptions as the design cannot find the assumptions that are wrong. Every VIP here is written clean-room from the public standard, so it disagrees with the design when the design is wrong. Run against our own can_fd, the CAN checker surfaced a real bit-stuffing gap — since fixed and formally closed.
Scoping is done for every entry in this catalog. Tell us the protocol and your timeline — customer demand reorders the wave.
Verification IP is testbench collateral and is deliberately not safety-rated: no ASIL target, no FMEDA, and no IP-XACT descriptor. Entries marked “planned” are specified against the protocol’s public standard but not yet built. Deliverables and licensing terms are shared under a mutual NDA.
circuit-design.space · +1-971-357-1400 · sales@circuit-design.space