Available now — real, tested verification collateral, not a roadmap placeholder.
Verification IP is not safety-rated. These are testbench components — no ASIL target, no FMEDA, no IP-XACT, no safety-mechanism interface. They exist to help you verify a design, not to carry a safety argument. The safety soft-IP catalog is over here.
An independent I3C SDR controller and target pair, structured like the I2C VIP but with the protocol’s defining difference modeled correctly: a data byte’s 9th bit is the SDR T-bit (odd parity), not an I2C-style ACK. Same passive-checker and self-checking-interop-TB discipline as the I2C VIP, run directly against this catalog’s i3c_slave RTL including read-side T-bit parity and an injected-error detection case.
i3c_slave: read T-bit parity + injected-error detection — all passMIPI I3C-Bus Specification v1.1.1 (SDR-private subset)
Built to lean against these catalog IPs during integration:
Deliverables, the file manifest, and licensing terms are shared under a mutual NDA.
Verification IP is testbench collateral and is deliberately not safety-rated: no ASIL target, no FMEDA, and no IP-XACT descriptor. It carries no functional-safety claim.
circuit-design.space · +1-971-357-1400 · sales@circuit-design.space