Available now — real, tested verification collateral, not a roadmap placeholder.
Verification IP is not safety-rated. These are testbench components — no ASIL target, no FMEDA, no IP-XACT, no safety-mechanism interface. They exist to help you verify a design, not to carry a safety argument. The safety soft-IP catalog is over here.
Standalone verification of tsn_switch‘s tick_i time-sync watchdog: the independent checker tracks its own sync-timeout counter from the observed tick_i strobe and SYNC_TMO register writes, matching the documented contract. The interop TB withholds tick_i past a small configured SYNC_TMO and confirms the DUT raises the ISR[SYNC_TIMEOUT] bit and a safety_monitor fault with err_code==4. This is the switch’s own gPTP-proxy watchdog, not a full PTP/gPTP protocol exchange — Sync/Follow_Up/Delay_Req/Delay_Resp message framing and Best Master Clock Algorithm scenarios are NOT modeled (tsn_switch has no PTP message-layer logic of its own, only the tick_i strobe input) and remain roadmap for a dedicated PTP endpoint IP.
IEEE 1588 (PTP), 802.1AS (gPTP)
Built to lean against these catalog IPs during integration:
Deliverables, the file manifest, and licensing terms are shared under a mutual NDA.
Verification IP is testbench collateral and is deliberately not safety-rated: no ASIL target, no FMEDA, and no IP-XACT descriptor. It carries no functional-safety claim.
circuit-design.space · +1-971-357-1400 · sales@circuit-design.space