Available now — real, tested verification collateral, not a roadmap placeholder.
Verification IP is not safety-rated. These are testbench components — no ASIL target, no FMEDA, no IP-XACT, no safety-mechanism interface. They exist to help you verify a design, not to carry a safety argument. The safety soft-IP catalog is over here.
An independent CAN XL node — SOF-aligned bit sampler, bit-de-stuffer, PRIO/VCID/SDT/DL/AF header-field decoder, and a from-spec CRC-24 (polynomial 0x645B01) — written clean-room from CiA 610-1 / ISO 11898-1:2024, plus a passive protocol checker enforcing the bit-stuffing rule via its own field FSM, independent of either side’s transmit logic. This checker is not hypothetical: run against our own can_xl RTL it caught a real bit-stuffing pipeline defect that chains two individually-legal premature-stuffing events into a genuine 6-consecutive-bit illegal run on the wire — reproduced and hard-checked on this VIP’s own (non-injected) test frame, not just a synthetic injection — plus a silently-dead XL PRIO register field and a genuine FDF/RES header-bit corruption masked by the RTL’s own loopback self-test (only visible on a real two-node bus). Building the interop TB also caught and led to fixing a real safety-relevant defect: can_xl was driving its own ACK slot dominant while transmitting, so it always self-acknowledged regardless of whether any receiver existed on the bus — fixed in the RTL (2026-07-09), with this VIP’s own T7 test now hard-proving the fix by severing the independent node’s ACK contribution and confirming the DUT correctly increments its error counter instead of reporting false success. Interop is currently verified for short-ID (11-bit), XL-format (FDF+XLF) frames at a single fixed bit rate; the XL data-phase rate switch, extended 29-bit IDs, and classic/FD frame decode are roadmap items.
can_xl transmits an XL-format frame to the independent node, decode + ACK hard-checked, plus a directed stuff-error injectionCiA 610-1, ISO 11898-1:2024 (CAN XL extensions)
Built to lean against these catalog IPs during integration:
Deliverables, the file manifest, and licensing terms are shared under a mutual NDA.
Verification IP is testbench collateral and is deliberately not safety-rated: no ASIL target, no FMEDA, and no IP-XACT descriptor. It carries no functional-safety claim.
circuit-design.space · +1-971-357-1400 · sales@circuit-design.space