← All Verification IPCores / On-Chip Infra / Misc
FPU
IEEE-754 floating-point-unit verification — directed and constrained-random operand generation across single/double precision, rounding modes, and exception flags.
plannedGroup Cores / On-Chip Infra / MiscStandard IEEE 754 floating-point arithmetic
Planned — scoped for this wave; deliverables not yet built. Ask if you need it sooner.
Verification IP is not safety-rated. These are testbench components — no ASIL target, no FMEDA, no IP-XACT, no safety-mechanism interface. They exist to help you verify a design, not to carry a safety argument. The safety soft-IP catalog is over here.
The deliverable
What is scoped
Scoped, not yet built
This VIP is specified against the protocol’s public standard and scheduled for the current wave. The deliverables below describe the intended shape, not shipped code.
Ask if you need it sooner
Scoping is done, so a concrete date is a conversation away. Customer demand reorders the wave.
Same shape when it lands
Every shipping VIP arrives as a clean-room bus-functional model, a passive protocol checker, and a self-checking interop testbench.
IEEE-754 floating-point-unit verification — directed and constrained-random operand generation across single/double precision, rounding modes, and exception flags.
Key Features
- Single/double-precision operand generation across normal, subnormal, and special (NaN/Inf) values
- Rounding-mode (RNE/RTZ/RDN/RUP) sweep and exception-flag (overflow/underflow/inexact) verification
Standards & Compliance
IEEE 754 floating-point arithmetic
Interested in the FPU VIP?
This VIP is scoped but not yet built — tell us your timeline and we will reorder the wave.
Verification IP is testbench collateral and is deliberately not safety-rated: no ASIL target, no FMEDA, and no IP-XACT descriptor. It carries no functional-safety claim.
circuit-design.space · +1-971-357-1400 · sales@circuit-design.space