Ethernet / Networking

10M Ethernet

Shares the exact same MAC-level interop deliverable as vip-automotive-eth and vip-eth-100m — eth_t1_mac’s byte-stream MAC interface is identical regardless of PHY speed…

Request this VIP →Browse all VIP

shippingGroup Ethernet / NetworkingStandard IEEE 802.3cg (10BASE-T1S, incl. PLCA)

Available now — real, tested verification collateral, not a roadmap placeholder.

Verification IP is not safety-rated. These are testbench components — no ASIL target, no FMEDA, no IP-XACT, no safety-mechanism interface. They exist to help you verify a design, not to carry a safety argument. The safety soft-IP catalog is over here.

The deliverable

What you get

Bus-functional model

An independent driver for the protocol, written clean-room from the public specification — not derived from our own RTL, so it is a genuine second source.

Passive protocol checker

A monitor that watches the bus and asserts the spec’s rules continuously, so a violation fails the run where it happens rather than downstream.

Self-checking interop testbench

A one-command testbench that drives the model against real RTL and hard-checks the result — reproduce every claim on day one.

Shares the exact same MAC-level interop deliverable as vip-automotive-eth and vip-eth-100m — eth_t1_mac‘s byte-stream MAC interface is identical regardless of PHY speed, so one deliverable genuinely covers all three. Being honest about scope: this entry does not yet have 10 Mbps-speed-specific test content of its own. eth_t1_mac implements a PLCA-aware TX gate for 10BASE-T1S (transmit-opportunity arbitration, TO-timeout fault), but this deliverable does not exercise that arbitration path, and PHY-level 10BASE-T1S line coding is below the verified interface entirely. It inherits the shared MAC-layer frame/FCS correctness proof; PLCA arbitration scenarios are a documented roadmap item.

Key Features

Shares eth_t1‘s independent frame BFM + checker + interop TB with vip-automotive-eth and vip-eth-100m — one MAC-level deliverable, PHY-speed-independent by design
Verifies the byte-stream MAC interface (framing, FCS, RX register reporting) that a 10BASE-T1S PHY sits behind
Does NOT yet cover 10BASE-T1S PLCA transmit-opportunity arbitration, despite eth_t1_mac itself implementing a PLCA gate (PLCA_CTRL/PLCA_STAT, TO-timeout err_code 4) — roadmap, not yet built
Does NOT cover PHY-level 10BASE-T1S line coding or signaling (below the MAC interface by design)

Standards & Compliance

IEEE 802.3cg (10BASE-T1S, incl. PLCA)

Pairs With

Built to lean against these catalog IPs during integration:

eth_t1_mac

Interested in the 10M Ethernet VIP?

Deliverables, the file manifest, and licensing terms are shared under a mutual NDA.

Talk to us →See related VIP

Verification IP is testbench collateral and is deliberately not safety-rated: no ASIL target, no FMEDA, and no IP-XACT descriptor. It carries no functional-safety claim.

circuit-design.space · +1-971-357-1400 · sales@circuit-design.space