← All Verification IPCamera & Display PHY (MIPI)
DSI v2.2
Display Serial Interface (2nd generation) verification directly against the catalog’s own DSI host — flit-based command/pixel-stream framing over C-PHY/D-PHY.
plannedGroup Camera & Display PHY (MIPI)Standard MIPI DSI-2 v2.2
Planned — scoped for this wave; deliverables not yet built. Ask if you need it sooner.
Verification IP is not safety-rated. These are testbench components — no ASIL target, no FMEDA, no IP-XACT, no safety-mechanism interface. They exist to help you verify a design, not to carry a safety argument. The safety soft-IP catalog is over here.
The deliverable
What is scoped
Scoped, not yet built
This VIP is specified against the protocol’s public standard and scheduled for the current wave. The deliverables below describe the intended shape, not shipped code.
Ask if you need it sooner
Scoping is done, so a concrete date is a conversation away. Customer demand reorders the wave.
Same shape when it lands
Every shipping VIP arrives as a clean-room bus-functional model, a passive protocol checker, and a self-checking interop testbench.
Display Serial Interface (2nd generation) verification directly against the catalog’s own DSI host — flit-based command/pixel-stream framing over C-PHY/D-PHY.
Key Features
- Flit-based command and pixel-stream framing verification
- Command-mode and video-mode (burst/non-burst) transfer scenarios
- C-PHY/D-PHY physical-layer option coverage, shared with the CSI-2 VIP
Standards & Compliance
MIPI DSI-2 v2.2
Pairs With
Built to lean against these catalog IPs during integration:
Interested in the DSI v2.2 VIP?
This VIP is scoped but not yet built — tell us your timeline and we will reorder the wave.
Verification IP is testbench collateral and is deliberately not safety-rated: no ASIL target, no FMEDA, and no IP-XACT descriptor. It carries no functional-safety claim.
circuit-design.space · +1-971-357-1400 · sales@circuit-design.space