Available now — real, tested verification collateral, not a roadmap placeholder.
Verification IP is not safety-rated. These are testbench components — no ASIL target, no FMEDA, no IP-XACT, no safety-mechanism interface. They exist to help you verify a design, not to carry a safety argument. The safety soft-IP catalog is over here.
An independent APB4 RTC configuration master, written clean-room from the RTC register map — not derived from our own rtc RTL — so it functions as a true second source. Ships with a passive alarm-timing checker that predicts the rtc_irq alarm-match edge from an H:M:S delta the TB itself computed, and a self-checking interop TB proving alarm timing plus the RTL’s documented Feb-fixed-28-days calendar-rollover quirk (cascading through hour/day/month, verified by direct register readback — there’s no dedicated output pin for calendar state) against the catalog’s rtc. Real calendar-logic scope, not a register-toggle smoke test — leap-year handling isn’t covered since the RTL itself doesn’t implement it (fixed 28-day February by design).
WR/RD task API (calendar + alarm registers)rtc: alarm timing, Feb-fixed-28-days rollover (Feb 28 -> Mar 1, cascading hour/day/month) — all passGeneric calendar/alarm RTC verification (no fixed external spec)
Built to lean against these catalog IPs during integration:
Deliverables, the file manifest, and licensing terms are shared under a mutual NDA.
Verification IP is testbench collateral and is deliberately not safety-rated: no ASIL target, no FMEDA, and no IP-XACT descriptor. It carries no functional-safety claim.
circuit-design.space · +1-971-357-1400 · sales@circuit-design.space