← All Verification IPMemory
HMC (Hybrid Memory Cube)
Packet-based, SerDes-linked stacked-memory verification for HMC — a legacy but still-deployed high-bandwidth stacked-DRAM interface distinct from HBM’s wide-parallel approach.
plannedGroup MemoryStandard Hybrid Memory Cube Consortium HMC Specification
Planned — scoped for this wave; deliverables not yet built. Ask if you need it sooner.
Verification IP is not safety-rated. These are testbench components — no ASIL target, no FMEDA, no IP-XACT, no safety-mechanism interface. They exist to help you verify a design, not to carry a safety argument. The safety soft-IP catalog is over here.
The deliverable
What is scoped
Scoped, not yet built
This VIP is specified against the protocol’s public standard and scheduled for the current wave. The deliverables below describe the intended shape, not shipped code.
Ask if you need it sooner
Scoping is done, so a concrete date is a conversation away. Customer demand reorders the wave.
Same shape when it lands
Every shipping VIP arrives as a clean-room bus-functional model, a passive protocol checker, and a self-checking interop testbench.
Packet-based, SerDes-linked stacked-memory verification for HMC — a legacy but still-deployed high-bandwidth stacked-DRAM interface distinct from HBM’s wide-parallel approach.
Key Features
- Packet-based request/response framing over the SerDes links
- Vault-level (independent memory partition) addressing scenarios
Standards & Compliance
Hybrid Memory Cube Consortium HMC Specification
Interested in the HMC (Hybrid Memory Cube) VIP?
This VIP is scoped but not yet built — tell us your timeline and we will reorder the wave.
Verification IP is testbench collateral and is deliberately not safety-rated: no ASIL target, no FMEDA, and no IP-XACT descriptor. It carries no functional-safety claim.
circuit-design.space · +1-971-357-1400 · sales@circuit-design.space