← All Verification IP
Aerospace & Mil/Avionics

MIL-STD-1553

An independent MIL-STD-1553B Bus Controller — Manchester II encode/decode, sync-pattern generation, and odd-parity word framing written clean-room from the public MIL-STD-1553B word format…

Request this VIP →Browse all VIP
shippingGroup Aerospace & Mil/AvionicsStandard MIL-STD-1553B

Available now — real, tested verification collateral, not a roadmap placeholder.

Verification IP is not safety-rated. These are testbench components — no ASIL target, no FMEDA, no IP-XACT, no safety-mechanism interface. They exist to help you verify a design, not to carry a safety argument. The safety soft-IP catalog is over here.

The deliverable

What you get

Bus-functional model
An independent driver for the protocol, written clean-room from the public specification — not derived from our own RTL, so it is a genuine second source.
Passive protocol checker
A monitor that watches the bus and asserts the spec’s rules continuously, so a violation fails the run where it happens rather than downstream.
Self-checking interop testbench
A one-command testbench that drives the model against real RTL and hard-checks the result — reproduce every claim on day one.

An independent MIL-STD-1553B Bus Controller — Manchester II encode/decode, sync-pattern generation, and odd-parity word framing written clean-room from the public MIL-STD-1553B word format, not from our own mil1553 RT’s internal FSM. Verified BC-to-RT (Receive Command with multi-word data capture, APB read-back confirmed) and RT-to-BC (Transmit Command with status + data response, independently Manchester-decoded and parity-checked off the wire) over bus A, plus a passive protocol checker that recomputes parity/sync legality on the RT’s own transmit pins and hard-catches an injected bad-parity fault. RT-to-RT relay is not exercised (no second RT instance in this harness) and dual-redundant bus arbitration is confirmed inert, not working — this v0.1 RTL locks its bus-select to bus A at reset and never re-evaluates it (documented in the IP’s own “Deferred features”), which was verified by showing a command sent only on bus B is correctly ignored.

Key Features

Standards & Compliance

MIL-STD-1553B

Pairs With

Built to lean against these catalog IPs during integration:

Interested in the MIL-STD-1553 VIP?

Deliverables, the file manifest, and licensing terms are shared under a mutual NDA.

Talk to us →See related VIP

Verification IP is testbench collateral and is deliberately not safety-rated: no ASIL target, no FMEDA, and no IP-XACT descriptor. It carries no functional-safety claim.

circuit-design.space · +1-971-357-1400 · sales@circuit-design.space