Available now — real, tested verification collateral, not a roadmap placeholder.
Verification IP is not safety-rated. These are testbench components — no ASIL target, no FMEDA, no IP-XACT, no safety-mechanism interface. They exist to help you verify a design, not to carry a safety argument. The safety soft-IP catalog is over here.
Shares the identical MAC-frame+MDIO deliverable with vip-eth-1gbaset: an independent, clean-room Ethernet frame BFM and Clause-22 MDIO PHY-model BFM exercising the catalog’s real Gigabit-class gmac at the protocol layer, which is common to both the 1G and 2.5G rate points (the byte-stream MAC interface gmac exposes is PHY-speed-independent — the PHY adapter below it, not this MAC, is where 1G vs 2.5G actually differs). Covers preamble/SFD/FCS-framed TX and RX frame injection/capture plus a full MDIO read/write round trip against an independent PHY register model, with a passive checker independently re-verifying frame/FCS legality. The 2.5GBASE-T-specific PHY layer (PAM16 signaling, speed down-shift/auto-negotiation sequencing) and the AXI4-Lite DMA descriptor path are not exercised by this first-pass MAC-level VIP.
vip-eth-1gbaset, since both share gmac‘s PHY-speed-independent MAC-frame layerIEEE 802.3bz (2.5GBASE-T) — MAC-frame + MDIO layer only
Built to lean against these catalog IPs during integration:
Deliverables, the file manifest, and licensing terms are shared under a mutual NDA.
Verification IP is testbench collateral and is deliberately not safety-rated: no ASIL target, no FMEDA, and no IP-XACT descriptor. It carries no functional-safety claim.
circuit-design.space · +1-971-357-1400 · sales@circuit-design.space