Blog

Inside the Analog / Custom IC Flow: What Each Step Computes, and How

A step-by-step tour of the analog / custom IC design flow — PDK, schematic, SPICE, FastSPICE, RF steady state, Monte Carlo and high-sigma yield, mixed-signal, layout, DRC, LVS, extraction, EM/IR, aging, fault simulation and .lib characterisation — with the purpose of each step and the numerical method inside the tool that answers it. Read More